fn hexagon_reg_pair_index(reg: InlineAsmReg) -> Option<u32>Expand description
If the register is a Hexagon register pair then return its LLVM double register index.
LLVM uses d0, d1, … for Hexagon double registers in inline asm constraints,
not the assembly-printed r1:0, r3:2, … format.