_mm256_mask_compressstoreu_ps

core::arch::x86_64

Function _mm256_mask_compressstoreu_ps 

1.89.0 · Source 
pub unsafe fn _mm256_mask_compressstoreu_ps(
    base_addr: *mut f32,
    k: __mmask8,
    a: __m256,
)
Available on x86-64 and target feature avx512f and target feature avx512vl only.
Expand description

Contiguously store the active single-precision (32-bit) floating-point elements in a (those with their respective bit set in writemask k) to unaligned memory at base_addr.

Intel’s documentation