Function core::arch::riscv64::srl16

source ·
pub fn srl16(a: usize, b: u32) -> usize
🔬This is a nightly-only experimental API. (riscv_ext_intrinsics #114544)
Available on RISC-V RV64 only.
Expand description

Logical right shift packed 16-bit elements without rounding up