_mm256_mask_compressstoreu_pd

core::arch::x86_64

Function _mm256_mask_compressstoreu_pd 

1.89.0 · Source 
pub unsafe fn _mm256_mask_compressstoreu_pd(
    base_addr: *mut f64,
    k: __mmask8,
    a: __m256d,
)
Available on (x86 or x86-64) and target feature avx512f and target feature avx512vl and x86-64 only.
Expand description

Contiguously store the active double-precision (64-bit) floating-point elements in a (those with their respective bit set in writemask k) to unaligned memory at base_addr.

Intel’s documentation